Bruschi, Nazareno; Tagliavini, Giuseppe; Garofalo, Angelo; Conti, Francesco; Boybat, Irem; Benini, Luca; Rossi, Davide, End-to-End DNN Inference on a Massively Parallel Analog In Memory Computing Architecture, in: 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), New York, IEEE, 2023, pp. 1 - 6 (atti di: Design, Automation & Test in Europe Conference & Exhibition (DATE), Antwerp, Belgium, 17-19 April 2023) [Contribution to conference proceedings]Open Access
Rutishauser, Georg; Conti, Francesco; Benini, Luca, Free Bits: Latency Optimization of Mixed-Precision Quantized Neural Networks on the Edge, in: 2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS), 2023, pp. 1 - 5 (atti di: 2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS), Hangzhou, China, 2023) [Contribution to conference proceedings]Open Access
Abadal S.; Guirado R.; Taghvaee H.; Jain A.; Santana E.P.D.; Bolivar P.H.; Saeed M.; Negra R.; Wang Z.; Wang K.; Lemme M.C.; Klein J.; Zapater M.; Levisse A.; Atienza D.; Rossi D.; Conti F.; Dazzi M.; Karunaratne G.; Boybat I.; Sebastian A., Graphene-based Wireless Agile Interconnects for Massive Heterogeneous Multi-chip Processors, «IEEE WIRELESS COMMUNICATIONS», 2023, 30, pp. 162 - 169 [Scientific article]Open Access
Van Delm, J; Vandersteegenl, M; Burrello, A; Sarda, GM; Conti, F; Pagliari, DJ; Benini, L; Verhelst, M, HTVM: Efficient Neural Network Deployment On Heterogeneous TinyML Platforms, in: 2023 60th ACM/IEEE Design Automation Conference (DAC), 345 E 47TH ST, NEW YORK, NY 10017 USA, IEEE, 2023, pp. 1 - 6 (atti di: 2023 60th ACM/IEEE Design Automation Conference (DAC), San Francisco, USA, 2023) [Contribution to conference proceedings]
Rogenmoser, Michael; Tortorella, Yvan; Rossi, Davide; Conti, Francesco; Benini, Luca, Hybrid Modular Redundancy: Exploring Modular Redundancy Approaches in RISC-V Multi-Core Computing Clusters for Reliable Processing in Space, «ACM TRANSACTIONS ON CYBER-PHYSICAL SYSTEMS», 2023, 9, Article number: 8 , pp. 1 - 29 [Scientific article]
Ulbricht, M; Tortorella, Y; Rogenmoser, M; Lu, L; Chen, JC; Conti, F; Krstic, M; Benini, L, PULP Fiction No More-Dependable PULP Systems for Space, in: 2023 IEEE European Test Symposium (ETS), 345 E 47TH ST, NEW YORK, NY 10017 USA, IEEE, 2023, pp. 1 - 10 (atti di: 2023 IEEE European Test Symposium (ETS), Venezia, Italy, 2023) [Contribution to conference proceedings]
Fornaciari, William; Reghenzani, Federico; Agosta, Giovanni; Zoni, Davide; Galimberti, Andrea; Conti, Francesco; Tortorella, Yvan; Parisi, Emanuele; Barchi, Francesco; Bartolini, Andrea; Acquaviva, Andrea; Gregori, Daniele; Cognetta, Salvatore; Ciancarelli, Carlo; Leboffe, Antonio; Serri, Paolo; Burrello, Alessio; Pagliari, Daniele Jahier; Urgese, Gianvito; Martina, Maurizio; Masera, Guido; Di Carlo, Rosario; Sciarappa, Antonio, RISC-V Processor Technologies for Aerospace Applications in the ISOLDE Project, in: Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2023. Lecture Notes in Computer Science, 2023, 14385, pp. 363 - 378 (atti di: SAMOS 2023, Samos, Greece, 2023) [Contribution to conference proceedings]
Tortorella, Yvan; Bertaccini, Luca; Benini, Luca; Rossi, Davide; Conti, Francesco, RedMule: A mixed-precision matrix–matrix operation engine for flexible and energy-efficient on-chip linear algebra and TinyML training acceleration, «FUTURE GENERATION COMPUTER SYSTEMS», 2023, 149, pp. 122 - 135 [Scientific article]
Nadalini, D; Rusci, M; Benini, L; Conti, F, Reduced precision floating-point optimization for Deep Neural Network On-Device Learning on microcontrollers, «FUTURE GENERATION COMPUTER SYSTEMS», 2023, 149, pp. 212 - 226 [Scientific article]
Scherer, M; Eggimann, M; Di Mauro, A; Prasad, AS; Conti, F; Rossi, D; Gómez, JT; Li, ZY; Sarwar, SS; Wang, Z; De Salvo, B; Benini, L, Siracusa: A Low-Power On-Sensor RISC-V SoC for Extended Reality Visual Processing in 16nm CMOS, in: ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC), 345 E 47TH ST, NEW YORK, NY 10017 USA, IEEE, 2023, pp. 217 - 220 (atti di: ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC), Lisbon, Portugal, 2023) [Contribution to conference proceedings]
Prasad, AS; Benini, L; Conti, F, Specialization meets Flexibility: a Heterogeneous Architecture for High-Efficiency, High-flexibility AR/VR Processing, in: 2023 60th ACM/IEEE Design Automation Conference (DAC), 345 E 47TH ST, NEW YORK, NY 10017 USA, IEEE, 2023, pp. 1 - 6 (atti di: 2023 60th ACM/IEEE Design Automation Conference (DAC), San Francisco, USA, 2023) [Contribution to conference proceedings]
Macan L.; Burrello A.; Benini L.; Conti F., WIP: Automatic DNN Deployment on Heterogeneous Platforms: The GAP9 Case Study, in: 2023 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2023, pp. 9 - 10 (atti di: 2023 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), Hamburg, Germany, 2023) [Contribution to conference proceedings]
Garofalo, A; Ottavi, G; Conti, F; Karunaratne, G; Boybat, I; Benini, L; Rossi, D, A Heterogeneous In-Memory Computing Cluster for Flexible End-to-End Inference of Real-World Deep Neural Networks, «IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS», 2022, 12, pp. 422 - 435 [Scientific article]Open Access
Angelo Garofalo; Matteo Perotti; Luca Valente; Yvan Tortorella; Alessandro Nadalini; Luca Benini; Davide Rossi; Francesco Conti, Darkside: 2.6GFLOPS, 8.7mW Heterogeneous RISC-V Cluster for Extreme-Edge On-Chip DNN Inference and Training, in: ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC), 2022, pp. 273 - 276 (atti di: ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC), Milano, Italy, 19/09/2022-22/09/2022) [Contribution to conference proceedings]
Garofalo, Angelo; Tortorella, Yvan; Perotti, Matteo; Valente, Luca; Nadalini, Alessandro; Benini, Luca; Rossi, Davide; Conti, Francesco, Darkside: A Heterogeneous RISC-V Compute Cluster for Extreme-Edge On-Chip DNN Inference and Training, «IEEE OPEN JOURNAL OF SOLID-STATE CIRCUITS», 2022, 1, pp. 1 - 1 [Scientific article]Open Access
